F7196
Draw and explain the architecture of Xilinx 9500-family CPLDs. Also explain the
function block architecture.
Describe the different test generation techniques for PLA.
Explain the internal structure of an XC4000-series CLB.
Explain different testable PLA Designs.

Using suitable illustrations explain the XC4000 programmable interconnect.
‏اد عد اد اد‎

Page 3 of 3

(10)

(10)
(10)
(10)
(10)