Semester : SEMESTER 7
Subject : Digital Signal Processing
Year : 2020
Term : SEPTEMBER
Scheme : 2015 Full Time
Course Code : EE 407
Page:2
11
12
13
14
15
16
17
(b)
a)
b)
a)
b)
00000EE407121904
Obtain the direct form II and cascade realization of
y(n) = x(n) + 2x(n - 1) + y(n - 1) - 2 - 2)
PART C
Answer any two full questions, each carries 10 marks.
Find the order of an analog Butterworth filter that has a -2dB passband
attenuation at a frequency of 20rad/sec and atleast -10dB stopband attenuation
at 30rad/sec
With the help of neat diagrams, explain frequency warping. How it can be
eliminated?
For the analog transfer function H(s)= determine H(z) using bilinear
2
(s+2)(s+3)
transformation method for T=1 sec.
The desired frequency response of a lowpass filter is given below.
7 7 7
eh ಆ <<
प्र (७) = 4
7
0 for — < |© <
4 Obtain the filter coefficients h(n) by
using a rectangular window.
Using frequency sampling method design an FIR lowpass filter with
7
ہت rad/sec for N=15.
PART 0
Answer any two full questions, each carries 10 marks.
Find the effect of coefficient quantization on pole locations of the given IIR
system when it is realised in cascade form. Assume a word length of 3 bits
excluding sign bit.
ے-ے ہے ہہس مہ مم ۔سصص(و)]
ട്ടം?
Check whether limit cycle exists for the following first order IIR filter with
difference equation y(n) = ८1) + © [4/1 - 1)] ifa= -5 and the input
x(n) = 0.875,n = Oand x(n) = 0,n = Oand y(—1) = 0.The data register
length is 4 bits including sign bit. Q[.] represents rounding operation.
How the instruction sets of TMS320C24x processor are classified?
With a functional block diagram, explain the main architectural features of
TMS320C24x processor.
Page 2of 2
(5)
(5)
(5)
(5)
(10)
(10)
(5)
(5)
(10)