Semester : SEMESTER 4
Subject : Computer Organization and Architecture
Year : 2017
Term : JULY
Branch : COMPUTER SCIENCE AND ENGINEERING
Scheme : 2015 Full Time
Course Code : CS 202
Page:2
13
14
15
16
17
18
19
20
a)
b)
a)
b)
a)
b)
a)
b)
a)
b)
a)
b)
B4B0072
Differentiate between associative and set associative cache mapping with
examples.
Write notes on interrupt nesting. Explain how simultaneous interrupt requests
can be handled.
Discuss about the different types of Read only memories.
Explain with the help of timing diagrams, the input and output data transfers in
an asynchronous bus.
PARTE
Answer any four questions. Each carries 10 marks.
Design a bus system for interconnecting four n bit registers
Design a 4bit combinational logic shifter
Briefly explain, with diagrams, the different methods for control organization
Write notes on microprogrammed CPU organisation.
Design an adder/subtractor circuit with one selection variable s and two inputs
A and B. When 5-0, the circuit performs A+B and when 521 it performs A-B,
by taking 2's complement of B.
Write notes on status register.
Describe the different ways in which a general-purpose processor unit can be
organized.
Write notes on conditional control statements.
Explain with the help of a diagram, the working of microprogram sequencer.
Describe the steps in control logic design with the help of an example.
(Example can be realised using either hardwired or microprogrammed control
organization.)
oR
Page 2 of 2
(5)
(4)
(4)
(5)
(5)
(5)
(5)
(5)
(5)
(5)
(6)
(4)
(10)
(10)