b)

a)
b)
९)

2)
0)
2)
0)
९)

D4811 Pages: 2

central signals. Explain clearly.
What are the 3 advantages of multi cycle processor over single cycle processor?
PART C
Answer any two full questions, each carries 20 marks
Define Miss Rate, Hit Rate and Average memory access time.
What is meant by ROM? Explain the various types of ROM.
Explain with a diagram how virtual memory address is translated to physical
address using page table.
Explain the working of DRAM and SRAM with neat diagram.
Explain the various data transfer methods.
Explain direct mapping in cache memory with diagram.
What are the write policy classifications of cache memory? Explain.
What is the role of TLB (Translation Look aside Buffer) in virtual address

translation?

सं ೫ ೫ ೫

Page 2 of 2

(5)

(6)
(4)
(10)

(10)
(10)
(8)
(6)
(6)