APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY Previous Years Question Paper & Answer

Course : B.Tech

Semester : SEMESTER 4

Year : 2020

Term : SEPTEMBER

Scheme : 2015 Full Time

Course Code : EE 204

Page:2





PDF Text (Beta):

12
13

14

15

16

17

b)

a)
b)
a)
b)

02000EE204052003

PART (^
Answer any two questions, each carries 10 marks
Develop a 3-stage carry look ahead adder and implement using basic gates.
Realize the following function F(A,B,C,D) = )m(1,3,4,10,11,12,13) using
(i) 4X 1 MUX (ii) 8۶۱۸10۸5

Explain a 3 bit asynchronous up counter. Draw the timing diagram and truth
table.
Draw the logic diagram of J-K flip flop and explain it. What is the advantage of
J-K flip flop over S-R flip flop.

PART D

Answer any two questions, each carries 10 marks

Design a 3-bit gray code synchronous counter using J-K flip flop and explain
the steps in detail.
Compare Mealy and Moore state machine models with example.
Differentiate between ROM and RAM.
Implement a full adder circuit using VHDL
Explain the working of successive approximation ADC. Mention the advantages

and disadvantages.

Page 2 of 2

(10)

(10)

(5)

(5)

(10)
(5)
(5)
(5)

(5)

Similar Question Papers