Semester : SEMESTER 5
Subject : Digital System Design
Year : 2020
Term : SEPTEMBER
Scheme : 2015 Full Time
Course Code : EC 361
Page:3
000008 0361121902
With a diagram, describe the I/O block of XC4000 FPGA
Explain the following terms: 1) PLA minimisation ii) PLA folding 111)
Foldable Compatibility Matrix
Illustrate the XC4000 general interconnect structure.
List the differences between FPGA and CPLD
With illustrations, describe the architecture of XC9500 CPLD family.
With suitable sketches, describe the internal structure of XC4000 CLB.
मे मर मै मे
(8)
(9)
(3)
(2)
(8)
(10)