Semester : SEMESTER 5
Subject : Computer Organization and Architecture
Year : 2020
Term : SEPTEMBER
Scheme : 2015 Full Time
Course Code : EE 363
Page:2
14
15
16
17
b)
a)
b)
a)
b)
a)
b)
03000EE363092001
Explain the data path implementation for reading the instruction ADD in ADD (൭)
(R3), ௩1 in a 3-008 processor unit.
How integer division is performed in an ALU? Explain with suitable circuit. (6)
Explain horizontal and vertical organization of a micro programmed control (4)
unit.
PART D
Answer any two full questions, each carries 10 marks.
How parallel operations are implemented effectively in a computer system. (10)
Explain any three types of Pipeline hazards.
Explain DMA method of data transfer in detail. (6)
Write notes on associative mapping function related to cache memory. (4)
Explain interrupt driven I/O technique. (5)
Discuss different performance measures for I/O devices. (5)
Page 2 of 2