Semester : SEMESTER 4
Subject : Computer Organization
Year : 2018
Term : DECEMBER
Scheme : 2015 Full Time
Course Code : EC 206
Page:2
D $2013 Pages: 2
6 ௨ Draw and explain the working of complete MIPS multi cycle processor using व (10)
example.
b What are the steps involved in translating a high level language program into a (5)
machine language program ?
PART C(MODULE V&VI)
Answer any two out of three questions. Each carries 20 marks (5)
7 ൭ Aprogram has 2000 data access instructions (loads or stores), and 1250 of these
requested data values are found in the cache. The other 750 data values are
supplied to the processor by main memory or disk memory. What are the miss
and hit rates for the cache?
0 What is virtual memory ? Explain the process of address translation.
Differentiate between programmed I/O and interrupt driven I/O.
d How is SRAM different from DRAM?
8 8 Explain the principle of Cache memory. What are the different cache mapping
techniques? Discuss in detail.
ح ا What is page table and how is it useful in address translation?
c Explain DMA.
9 ௨ Why standardisation of input/output interfaces is necessary? Explain PCI, SCSI
and USB.
b Explain the memory system hierarchy. Draw and explain the internal organization
of a memory chip.
c What are the various write policies used in cache?
Page 2 of 2